



UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: KAO et al.

Docket No: 16405-0311

Serial No: 09/256,265

Group Art Unit 2815

Filing Date: February 23, 1999

Examiner: Diaz, J.

Title: "METHOD AND APPARATUS FOR SPLIT GATE SOURCE SIDE INJECTION FLASH MEMORY CELL AND ARRAY WITH DEDICATED ERASE GATES"

Box RCE
Assistant Commissioner for Patents
Washington, D.C. 20231

REQUEST FOR CONTINUED EXAMINATION (RCE)
UNDER 37 CFR 1.114 AND PRELIMINARY AMENDMENT

Sir:

Applicants are submitting this amendment along with a Request for Continued Examination (RCE) under 37 CFR 1.114. Please amend the above identified application as follows and consider the following remarks in response to the Advisory Action mailed on October 10, 2001 and the Final Office Action mailed on July 18, 2001 for the above identified prior application.

In The Claims

- 1 1. (Twice Amended) A semiconductor device having at least one transistor, the device
2 comprising:
3 a substrate having a channel region defined thereon;
4 a first insulating layer disposed over said channel region and over at least a portion of
5 said substrate;
6 a floating gate generally disposed over said channel region and separated therefrom by
7 said first insulating layer, said floating gate having at least two side walls and a top surface;
8 a second insulating layer disposed over said side walls and over said top surface of said
9 floating gate;
10 a control gate having a first portion disposed over a portion of said substrate and being
11 separated therefrom by said second insulating layer, a second portion formed over a first one of

09/256,265

1

SV/231433.01
16405.311

01/16/2002 CCHAU1 00000038 09256265

01 FC:179

740.00 DP

#16/RCE
1-23-02
Suresh

RECEIVED
OCT 19 2001
TECHNOLOGY CENTER 2800